Tanner EDA wanted to describe the nature of parasitic effects in analog IC design and the company’s technical approach to dealing with them. They engaged venTAJA to interview engineers and write application notes around their parasitic extraction tools.

Modeling Parasitics in Sub-Micron IC Designs